Save up to 30% on Elsevier print and eBooks with free shipping. No promo code needed.
Save up to 30% on print and eBooks.
Plasma Etching Processes for Interconnect Realization in VLSI
1st Edition - April 8, 2015
Editor: Nicolas Posseme
Language: English
Hardback ISBN:9781785480157
9 7 8 - 1 - 7 8 5 4 8 - 0 1 5 - 7
eBook ISBN:9780081005903
9 7 8 - 0 - 0 8 - 1 0 0 5 9 0 - 3
This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of…Read more
Purchase options
LIMITED OFFER
Save 50% on book bundles
Immediately download your ebook while waiting for your print delivery. No promo code is needed.
This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry. The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability. Today, implementation of porous low-k material is mandatory in order to minimize signal propagation delay in interconnections. In this context, the traditional plasma process issues (plasma-induced damage, dimension and profile control, selectivity) and new emerging challenges (residue formation, dielectric wiggling) are critical points of research in order to control the reliability and reduce defects in interconnects. These issues and potential solutions are illustrated by the authors through different process architectures available in the semiconductor industry (metallic or organic hard mask strategies).
Presents the difficulties encountered for interconnect realization in very large-scale integrated (VLSI) circuits
Focused on plasma-dielectric surface interaction
Helps you further reduce the dielectric constant for the future technological nodes
Academics, students and researchers studying electronics and information systems and nanotechnology; researchers and engineers within the microelectronics industry
List of Acronyms
Preface
1. Introduction
Abstract
1.1 Integration processes related to copper introduction
1.2 Dielectric material with low-k value (<4)
2. Interaction Plasma/Dielectric
Abstract
2.1 Porous SiOCH film etching
2.2 Porous SiOCH film sensitivity to post-etch treatments
3. Porous SiOCH Film Integration
Abstract
3.1 Trench first metallic hard mask integration
3.2 Porous SiOCH integration using the via first approach
3.3 Summary
4. Interconnects for Tomorrow
Abstract
4.1 Consequence of porosity increase
4.2 Process solutions for dielectric constant reduction
4.3 Material solutions for dielectric constant reduction
4.4 Alternative interconnect architectures for dielectric constant reduction
4.5 Conclusion
Bibliography
List of Authors
Index
No. of pages: 128
Language: English
Edition: 1
Published: April 8, 2015
Imprint: ISTE Press - Elsevier
Hardback ISBN: 9781785480157
eBook ISBN: 9780081005903
NP
Nicolas Posseme
Nicolas Posseme is a Senior Research Scientist in MIcrotechnologie & Nanotechnology and Deputy Head of Plasma Etching & Stripping in the Silicon Technologies division at the CEA-LETI Laboratory in Grenoble, France.
Affiliations and expertise
CEA-LETI, Grenoble, France
Read Plasma Etching Processes for Interconnect Realization in VLSI on ScienceDirect